

NanoXplore News on NG-**Medium and NG-Ultra**

SPACE COMPONENTS NEWSLETTER March 2023

medium NG





We are proud to announce NanoXplore 65nm NG-MEDIUM FPGA ESCC QPL certification. This is an extremely important milestone for European space products. NG-MEDIUM is the first European FPGA to reach this maturity stage. We expect to obtain similar qualifications for our upcoming new generation 28nm FDSOI technology product family in the near future.

| | N | G | ultr | а | | | | | |
|---|-----------------------------|--|--|-----------------------------------|---------------------------------|-------------------|---|--|--|
| Neural | | | | Device | | D | etails | NX2H540TSC | |
| ivew rei | eased NX | | | Capacity ASIC Gates | | | | 8 000 000 | |
| _ | | 1. 1.111 | | Logic Module | | 16x Tile | es + 8CGBs | 8 000 000 | |
| Imnulse | Design Suite | | ~ | Register | | | on 16rows | 505 344 | |
| mpaise | Design Suite | | | LUT-4 | | | F on 16rows | 536 928 | |
| | | | | Carry | | | on 16rows | 126 336 | |
| A proprietary c | lesign suite developed by | | | Embedded R | AM | Ξ | | 33Mb | |
| NanoXnlore to | support its entire | | | DPRAM | | 672R/ | AM * 48Kb | 32.256K | |
| | | | | Core Regis | ter File | 672 | RF *2*2 | 2 688 | |
| Radiation Hard | lened FPGA portfolio. | · · · | | Core Regis | ter File Bits | 2688 | *32*18bits | 1 512K Hardened | |
| | | | • | Clocks / PLL | | | | 50 / 7 | |
| moules offers | a complete compile | | | Additional Fe | eatures | | | | |
| | | 10 | A | SpaceWire | | | plex IOBank | 20 | |
| design flow which transforms user HDL | | | | DDR3/4 PH | | plex IOBank | 20 | | |
| • | a bitstream for dedicated | | | DSP Blocks | | | m 8 rows | 1344 | |
| | | | | | link I/F 430Mbps | | ODEC | 1 | |
| X devices thr | ough Synthesise, Place | 11111 | | | 'Rx 12,5Gbps | | x 4 SERDES | 32 | |
| nd Route soft | ware steps. It includes its | 12111 | | | cessor core | | Cortex-R52 | 4 | |
| | • | 4. Maller | | SoC Periph | | Di | ALHIA | YES | |
| wn synthesis | and static timing analysis | Section 1 | | Design Securi Inputs / Out | | | | YES | |
| ool. | | Markell' | and a stranger | Complex I/ | | Q VIO 1,2 | - 1,5 - 1,8V | - 10x 34 IOs | |
| | | 11111111 | 1111-2 | Simple I/O | | VIO 1,2 | - 2,5 - 3,3V | 4x 24 IOs | |
| | | Weller | 2 PHINTS | Packages - U | | | - 2,3 - 3,3 V | 740 I/Os | |
| | | 1111111 | White the second | - | & CF1752 | 9 45*45 | mm / 1mm | 436 + SoC 304 | |
| | | MALLE | a de la companya de la compa | FF1760 | | 45*45 | mm / 1mm | 436 + SoC 304 | |
| 000 000 000 000 000 000 000 000 000 00 | | | Rad-hard Microp | D | 2 Cortex [™] -R52 | | nal Memory 2/3/4 w/ RS FLASH | Connectivity SPI SpaceWire JTAG UART | |
| Prototypes | early Q2/2023 | 28 8 A A | Boot SpaceWire | | | | eRAM | GPIOs | |
| EvalKit | early Q2/2023 | 28 II | boor option me | GIC | GIC | | | | |
| _vanat | | CoreLink™ NIC-400 Network Interconnect | | | | | | | |
| ESCC9000P equivalent FM Q4/2023 | | | | | | | | | |
| | | FPGA Fabric High Speed Co | | connectivity General Connectivity | | | | | |
| ESA Qual to be completed end of | | DSPs | DPRAMs | | | | GPIO | | |
| Q2/2024 | | | 19x24 Mult. | True Dual Port | | | mplex I/O GPIO .2V to 1.8V • 1.8V to 3.3V | | |
| | | | Preadder 56 bits ALU | • 48 Kb • 36 Kb w/EDAC | SpaceFibre | SpW PHY | | | |
| | | | LUTS & DFFs | PLLs | JĖSD204B ESIstream SRIO | DDR2/3/4 PHY | | | |
| | | Rad-hard Programmable Logic | | | | | | | |

